;------------------------------------------------------------------------------

; Copyright 2014 Silicon Laboratories, Inc.

; All rights reserved. This program and the accompanying materials

; are made available under the terms of the Silicon Laboratories End User

; License Agreement which accompanies this distribution, and is available at

; http://developer.silabs.com/legal/version/v11/Silicon\_Labs\_Software\_License\_Agreement.txt

; Original content and implementation provided by Silicon Laboratories.

;------------------------------------------------------------------------------

;Supported Devices:

; EFM8LB10F16E

; EFM8LB10F16E

; EFM8LB10F16E

; EFM8LB10F16E

; EFM8LB11F16E

; EFM8LB11F16E

; EFM8LB11F16E

; EFM8LB11F16E

; EFM8LB11F32E

; EFM8LB11F32E

; EFM8LB11F32E

; EFM8LB11F32E

; EFM8LB12F32E

; EFM8LB12F32E

; EFM8LB12F32E

; EFM8LB12F32E

; EFM8LB12F64E

; EFM8LB12F64E

; EFM8LB12F64E

; EFM8LB12F64E

;-----------------------------------------------------------------------------

; Register Definitions

;-----------------------------------------------------------------------------

ACC DATA 0E0H; Accumulator

ADC0ASAH DATA 0B6H; ADC0 Autoscan Start Address High Byte

ADC0ASAL DATA 0B5H; ADC0 Autoscan Start Address Low Byte

ADC0ASCF DATA 0A1H; ADC0 Autoscan Configuration

ADC0ASCT DATA 0C7H; ADC0 Autoscan Output Count

ADC0CF0 DATA 0BCH; ADC0 Configuration

ADC0CF1 DATA 0B9H; ADC0 Configuration

ADC0CF2 DATA 0DFH; ADC0 Power Control

ADC0CN0 DATA 0E8H; ADC0 Control 0

ADC0CN1 DATA 0B2H; ADC0 Control 1

ADC0CN2 DATA 0B3H; ADC0 Control 2

ADC0GTH DATA 0C4H; ADC0 Greater-Than High Byte

ADC0GTL DATA 0C3H; ADC0 Greater-Than Low Byte

ADC0H DATA 0BEH; ADC0 Data Word High Byte

ADC0L DATA 0BDH; ADC0 Data Word Low Byte

ADC0LTH DATA 0C6H; ADC0 Less-Than High Byte

ADC0LTL DATA 0C5H; ADC0 Less-Than Low Byte

ADC0MX DATA 0BBH; ADC0 Multiplexer Selection

B DATA 0F0H; B Register

CKCON0 DATA 08EH; Clock Control 0

CKCON1 DATA 0A6H; Clock Control 1

CLEN0 DATA 0C6H; Configurable Logic Enable 0

CLIE0 DATA 0C7H; Configurable Logic Interrupt Enable 0

CLIF0 DATA 0E8H; Configurable Logic Interrupt Flag 0

CLKSEL DATA 0A9H; Clock Select

CLOUT0 DATA 0D1H; Configurable Logic Output 0

CLU0CF DATA 0B1H; Configurable Logic Unit 0 Configuration

CLU0FN DATA 0AFH; Configurable Logic Unit 0 Function Select

CLU0MX DATA 084H; Configurable Logic Unit 0 Multiplexer

CLU1CF DATA 0B3H; Configurable Logic Unit 1 Configuration

CLU1FN DATA 0B2H; Configurable Logic Unit 1 Function Select

CLU1MX DATA 085H; Configurable Logic Unit 1 Multiplexer

CLU2CF DATA 0B6H; Configurable Logic Unit 2 Configuration

CLU2FN DATA 0B5H; Configurable Logic Unit 2 Function Select

CLU2MX DATA 091H; Configurable Logic Unit 2 Multiplexer

CLU3CF DATA 0BFH; Configurable Logic Unit 3 Configuration

CLU3FN DATA 0BEH; Configurable Logic Unit 3 Function Select

CLU3MX DATA 0AEH; Configurable Logic Unit 3 Multiplexer

CMP0CN0 DATA 09BH; Comparator 0 Control 0

CMP0CN1 DATA 099H; Comparator 0 Control 1

CMP0MD DATA 09DH; Comparator 0 Mode

CMP0MX DATA 09FH; Comparator 0 Multiplexer Selection

CMP1CN0 DATA 0BFH; Comparator 1 Control 0

CMP1CN1 DATA 0ACH; Comparator 1 Control 1

CMP1MD DATA 0ABH; Comparator 1 Mode

CMP1MX DATA 0AAH; Comparator 1 Multiplexer Selection

CRC0CN0 DATA 0CEH; CRC0 Control 0

CRC0CN1 DATA 086H; CRC0 Control 1

CRC0CNT DATA 0D3H; CRC0 Automatic Flash Sector Count

CRC0DAT DATA 0CBH; CRC0 Data Output

CRC0FLIP DATA 0CFH; CRC0 Bit Flip

CRC0IN DATA 0CAH; CRC0 Data Input

CRC0ST DATA 0D2H; CRC0 Automatic Flash Sector Start

DAC0CF0 DATA 091H; DAC0 Configuration 0

DAC0CF1 DATA 092H; DAC0 Configuration 1

DAC0H DATA 085H; DAC0 Data Word High Byte

DAC0L DATA 084H; DAC0 Data Word Low Byte

DAC1CF0 DATA 093H; DAC1 Configuration 0

DAC1CF1 DATA 094H; DAC1 Configuration 1

DAC1H DATA 08AH; DAC1 Data Word High Byte

DAC1L DATA 089H; DAC1 Data Word Low Byte

DAC2CF0 DATA 095H; DAC2 Configuration 0

DAC2CF1 DATA 096H; DAC2 Configuration 1

DAC2H DATA 08CH; DAC2 Data Word High Byte

DAC2L DATA 08BH; DAC2 Data Word Low Byte

DAC3CF0 DATA 09AH; DAC3 Configuration 0

DAC3CF1 DATA 09CH; DAC3 Configuration 1

DAC3H DATA 08EH; DAC3 Data Word High Byte

DAC3L DATA 08DH; DAC3 Data Word Low Byte

DACGCF0 DATA 088H; DAC Global Configuration 0

DACGCF1 DATA 098H; DAC Global Configuration 1

DACGCF2 DATA 0A2H; DAC Global Configuration 2

DERIVID DATA 0ADH; Derivative Identification

DEVICEID DATA 0B5H; Device Identification

DPH DATA 083H; Data Pointer High

DPL DATA 082H; Data Pointer Low

EIE1 DATA 0E6H; Extended Interrupt Enable 1

EIE2 DATA 0F3H; Extended Interrupt Enable 2

EIP1 DATA 0BBH; Extended Interrupt Priority 1 Low

EIP1H DATA 0EEH; Extended Interrupt Priority 1 High

EIP2 DATA 0EDH; Extended Interrupt Priority 2

EIP2H DATA 0F6H; Extended Interrupt Priority 2 High

EMI0CN DATA 0E7H; External Memory Interface Control

FLKEY DATA 0B7H; Flash Lock and Key

HFO0CAL DATA 0C7H; High Frequency Oscillator 0 Calibration

HFO1CAL DATA 0D6H; High Frequency Oscillator 1 Calibration

HFOCN DATA 0EFH; High Frequency Oscillator Control

I2C0ADM DATA 0FFH; I2C0 Slave Address Mask

I2C0CN0 DATA 0BAH; I2C0 Control

I2C0DIN DATA 0BCH; I2C0 Received Data

I2C0DOUT DATA 0BBH; I2C0 Transmit Data

I2C0FCN0 DATA 0ADH; I2C0 FIFO Control 0

I2C0FCN1 DATA 0ABH; I2C0 FIFO Control 1

I2C0FCT DATA 0F5H; I2C0 FIFO Count

I2C0SLAD DATA 0BDH; I2C0 Slave Address

I2C0STAT DATA 0B9H; I2C0 Status

IE DATA 0A8H; Interrupt Enable

IP DATA 0B8H; Interrupt Priority

IPH DATA 0F2H; Interrupt Priority High

IT01CF DATA 0E4H; INT0/INT1 Configuration

LFO0CN DATA 0B1H; Low Frequency Oscillator Control

P0 DATA 080H; Port 0 Pin Latch

P0MASK DATA 0FEH; Port 0 Mask

P0MAT DATA 0FDH; Port 0 Match

P0MDIN DATA 0F1H; Port 0 Input Mode

P0MDOUT DATA 0A4H; Port 0 Output Mode

P0SKIP DATA 0D4H; Port 0 Skip

P1 DATA 090H; Port 1 Pin Latch

P1MASK DATA 0EEH; Port 1 Mask

P1MAT DATA 0EDH; Port 1 Match

P1MDIN DATA 0F2H; Port 1 Input Mode

P1MDOUT DATA 0A5H; Port 1 Output Mode

P1SKIP DATA 0D5H; Port 1 Skip

P2 DATA 0A0H; Port 2 Pin Latch

P2MASK DATA 0FCH; Port 2 Mask

P2MAT DATA 0FBH; Port 2 Match

P2MDIN DATA 0F3H; Port 2 Input Mode

P2MDOUT DATA 0A6H; Port 2 Output Mode

P2SKIP DATA 0CCH; Port 2 Skip

P3 DATA 0B0H; Port 3 Pin Latch

P3MDIN DATA 0F4H; Port 3 Input Mode

P3MDOUT DATA 09CH; Port 3 Output Mode

PCA0CENT DATA 09EH; PCA Center Alignment Enable

PCA0CLR DATA 09CH; PCA Comparator Clear Control

PCA0CN0 DATA 0D8H; PCA Control

PCA0CPH0 DATA 0FCH; PCA Channel 0 Capture Module High Byte

PCA0CPH1 DATA 0EAH; PCA Channel 1 Capture Module High Byte

PCA0CPH2 DATA 0ECH; PCA Channel 2 Capture Module High Byte

PCA0CPH3 DATA 0F5H; PCA Channel 3 Capture Module High Byte

PCA0CPH4 DATA 085H; PCA Channel 4 Capture Module High Byte

PCA0CPH5 DATA 0DEH; PCA Channel 5 Capture Module High Byte

PCA0CPL0 DATA 0FBH; PCA Channel 0 Capture Module Low Byte

PCA0CPL1 DATA 0E9H; PCA Channel 1 Capture Module Low Byte

PCA0CPL2 DATA 0EBH; PCA Channel 2 Capture Module Low Byte

PCA0CPL3 DATA 0F4H; PCA Channel 3 Capture Module Low Byte

PCA0CPL4 DATA 084H; PCA Channel 4 Capture Module Low Byte

PCA0CPL5 DATA 0DDH; PCA Channel 5 Capture Module Low Byte

PCA0CPM0 DATA 0DAH; PCA Channel 0 Capture/Compare Mode

PCA0CPM1 DATA 0DBH; PCA Channel 1 Capture/Compare Mode

PCA0CPM2 DATA 0DCH; PCA Channel 2 Capture/Compare Mode

PCA0CPM3 DATA 0AEH; PCA Channel 3 Capture/Compare Mode

PCA0CPM4 DATA 0AFH; PCA Channel 4 Capture/Compare Mode

PCA0CPM5 DATA 0CCH; PCA Channel 5 Capture/Compare Mode

PCA0H DATA 0FAH; PCA Counter/Timer High Byte

PCA0L DATA 0F9H; PCA Counter/Timer Low Byte

PCA0MD DATA 0D9H; PCA Mode

PCA0POL DATA 096H; PCA Output Polarity

PCA0PWM DATA 0F7H; PCA PWM Configuration

PCON0 DATA 087H; Power Control

PCON1 DATA 0CDH; Power Control 1

PFE0CN DATA 0C1H; Prefetch Engine Control

PRTDRV DATA 0F6H; Port Drive Strength

PSCTL DATA 08FH; Program Store Control

PSTAT0 DATA 0AAH; PMU Status 0

PSW DATA 0D0H; Program Status Word

REF0CN DATA 0D1H; Voltage Reference Control

REG0CN DATA 0C9H; Voltage Regulator 0 Control

REVID DATA 0B6H; Revision Identifcation

RSTSRC DATA 0EFH; Reset Source

SBCON1 DATA 094H; UART1 Baud Rate Generator Control

SBRLH1 DATA 096H; UART1 Baud Rate Generator High Byte

SBRLL1 DATA 095H; UART1 Baud Rate Generator Low Byte

SBUF0 DATA 099H; UART0 Serial Port Data Buffer

SBUF1 DATA 092H; UART1 Serial Port Data Buffer

SCON0 DATA 098H; UART0 Serial Port Control

SCON1 DATA 0C8H; UART1 Serial Port Control

SFRPAGE DATA 0A7H; SFR Page

SFRPGCN DATA 0BCH; SFR Page Control

SFRSTACK DATA 0D7H; SFR Page Stack

SMB0ADM DATA 0D6H; SMBus 0 Slave Address Mask

SMB0ADR DATA 0D7H; SMBus 0 Slave Address

SMB0CF DATA 0C1H; SMBus 0 Configuration

SMB0CN0 DATA 0C0H; SMBus 0 Control

SMB0DAT DATA 0C2H; SMBus 0 Data

SMB0FCN0 DATA 0C3H; SMBus 0 FIFO Control 0

SMB0FCN1 DATA 0C4H; SMBus 0 FIFO Control 1

SMB0FCT DATA 0EFH; SMBus 0 FIFO Count

SMB0RXLN DATA 0C5H; SMBus 0 Receive Length Counter

SMB0TC DATA 0ACH; SMBus 0 Timing and Pin Control

SMOD1 DATA 093H; UART1 Mode

SP DATA 081H; Stack Pointer

SPI0CFG DATA 0A1H; SPI0 Configuration

SPI0CKR DATA 0A2H; SPI0 Clock Rate

SPI0CN0 DATA 0F8H; SPI0 Control

SPI0DAT DATA 0A3H; SPI0 Data

SPI0FCN0 DATA 09AH; SPI0 FIFO Control 0

SPI0FCN1 DATA 09BH; SPI0 FIFO Control 1

SPI0FCT DATA 0F7H; SPI0 FIFO Count

SPI0PCF DATA 0DFH; SPI0 Pin Configuration

TCON DATA 088H; Timer 0/1 Control

TH0 DATA 08CH; Timer 0 High Byte

TH1 DATA 08DH; Timer 1 High Byte

TL0 DATA 08AH; Timer 0 Low Byte

TL1 DATA 08BH; Timer 1 Low Byte

TMOD DATA 089H; Timer 0/1 Mode

TMR2CN0 DATA 0C8H; Timer 2 Control 0

TMR2CN1 DATA 0FDH; Timer 2 Control 1

TMR2H DATA 0CFH; Timer 2 High Byte

TMR2L DATA 0CEH; Timer 2 Low Byte

TMR2RLH DATA 0CBH; Timer 2 Reload High Byte

TMR2RLL DATA 0CAH; Timer 2 Reload Low Byte

TMR3CN0 DATA 091H; Timer 3 Control 0

TMR3CN1 DATA 0FEH; Timer 3 Control 1

TMR3H DATA 095H; Timer 3 High Byte

TMR3L DATA 094H; Timer 3 Low Byte

TMR3RLH DATA 093H; Timer 3 Reload High Byte

TMR3RLL DATA 092H; Timer 3 Reload Low Byte

TMR4CN0 DATA 098H; Timer 4 Control 0

TMR4CN1 DATA 0FFH; Timer 4 Control 1

TMR4H DATA 0A5H; Timer 4 High Byte

TMR4L DATA 0A4H; Timer 4 Low Byte

TMR4RLH DATA 0A3H; Timer 4 Reload High Byte

TMR4RLL DATA 0A2H; Timer 4 Reload Low Byte

TMR5CN0 DATA 0C0H; Timer 5 Control 0

TMR5CN1 DATA 0F1H; Timer 5 Control 1

TMR5H DATA 0D5H; Timer 5 High Byte

TMR5L DATA 0D4H; Timer 5 Low Byte

TMR5RLH DATA 0D3H; Timer 5 Reload High Byte

TMR5RLL DATA 0D2H; Timer 5 Reload Low Byte

UART0PCF DATA 0D9H; UART0 Pin Configuration

UART1FCN0 DATA 09DH; UART1 FIFO Control 0

UART1FCN1 DATA 0D8H; UART1 FIFO Control 1

UART1FCT DATA 0FAH; UART1 FIFO Count

UART1LIN DATA 09EH; UART1 LIN Configuration

UART1PCF DATA 0DAH; UART1 Pin Configuration

VDM0CN DATA 0FFH; Supply Monitor Control

WDTCN DATA 097H; Watchdog Timer Control

XBR0 DATA 0E1H; Port I/O Crossbar 0

XBR1 DATA 0E2H; Port I/O Crossbar 1

XBR2 DATA 0E3H; Port I/O Crossbar 2

XOSC0CN DATA 086H; External Oscillator Control

;------------------------------------------------------------------------------

; 16-bit Register Definitions (may not work on all compilers)

;------------------------------------------------------------------------------

ADC0ASA DATA 0B5H ; ADC0 Autoscan Start Address Low Byte

ADC0GT DATA 0C3H ; ADC0 Greater-Than Low Byte

ADC0 DATA 0BDH ; ADC0 Data Word Low Byte

ADC0LT DATA 0C5H ; ADC0 Less-Than Low Byte

DP DATA 082H ; Data Pointer Low

PCA0CP0 DATA 0FBH ; PCA Channel 0 Capture Module Low Byte

PCA0CP1 DATA 0E9H ; PCA Channel 1 Capture Module Low Byte

PCA0CP2 DATA 0EBH ; PCA Channel 2 Capture Module Low Byte

PCA0CP3 DATA 0F4H ; PCA Channel 3 Capture Module Low Byte

PCA0CP4 DATA 084H ; PCA Channel 4 Capture Module Low Byte

PCA0CP5 DATA 0DDH ; PCA Channel 5 Capture Module Low Byte

PCA0 DATA 0F9H ; PCA Counter/Timer Low Byte

TMR2 DATA 0CEH ; Timer 2 Low Byte

TMR2RL DATA 0CAH ; Timer 2 Reload Low Byte

TMR3 DATA 094H ; Timer 3 Low Byte

TMR3RL DATA 092H ; Timer 3 Reload Low Byte

TMR4 DATA 0A4H ; Timer 4 Low Byte

TMR4RL DATA 0A2H ; Timer 4 Reload Low Byte

TMR5 DATA 0D4H ; Timer 5 Low Byte

TMR5RL DATA 0D2H ; Timer 5 Reload Low Byte

;------------------------------------------------------------------------------

; Indirect Register Definitions

;------------------------------------------------------------------------------

;------------------------------------------------------------------------------

; Bit Definitions

;------------------------------------------------------------------------------

; ACC 0xE0 (Accumulator)

ACC\_ACC0 BIT ACC.0 ; Accumulator Bit 0

ACC\_ACC1 BIT ACC.1 ; Accumulator Bit 1

ACC\_ACC2 BIT ACC.2 ; Accumulator Bit 2

ACC\_ACC3 BIT ACC.3 ; Accumulator Bit 3

ACC\_ACC4 BIT ACC.4 ; Accumulator Bit 4

ACC\_ACC5 BIT ACC.5 ; Accumulator Bit 5

ACC\_ACC6 BIT ACC.6 ; Accumulator Bit 6

ACC\_ACC7 BIT ACC.7 ; Accumulator Bit 7

; ADC0CN0 0xE8 (ADC0 Control 0)

ADC0CN0\_TEMPE BIT ADC0CN0.0 ; Temperature Sensor Enable

ADC0CN0\_ADGN0 BIT ADC0CN0.1 ; Gain Control Bit 0

ADC0CN0\_ADGN1 BIT ADC0CN0.2 ; Gain Control Bit 1

ADC0CN0\_ADWINT BIT ADC0CN0.3 ; Window Compare Interrupt Flag

ADC0CN0\_ADBUSY BIT ADC0CN0.4 ; ADC Busy

ADC0CN0\_ADINT BIT ADC0CN0.5 ; Conversion Complete Interrupt Flag

ADC0CN0\_IPOEN BIT ADC0CN0.6 ; Idle Powered-off Enable

ADC0CN0\_ADEN BIT ADC0CN0.7 ; ADC Enable

; B 0xF0 (B Register)

B\_B0 BIT B.0 ; B Register Bit 0

B\_B1 BIT B.1 ; B Register Bit 1

B\_B2 BIT B.2 ; B Register Bit 2

B\_B3 BIT B.3 ; B Register Bit 3

B\_B4 BIT B.4 ; B Register Bit 4

B\_B5 BIT B.5 ; B Register Bit 5

B\_B6 BIT B.6 ; B Register Bit 6

B\_B7 BIT B.7 ; B Register Bit 7

; CLIF0 0xE8 (Configurable Logic Interrupt Flag 0)

CLIF0\_C0FIF BIT CLIF0.0 ; CLU0 Falling Edge Interrupt Flag

CLIF0\_C0RIF BIT CLIF0.1 ; CLU0 Rising Edge Interrupt Flag

CLIF0\_C1FIF BIT CLIF0.2 ; CLU1 Falling Edge Interrupt Flag

CLIF0\_C1RIF BIT CLIF0.3 ; CLU1 Rising Edge Interrupt Flag

CLIF0\_C2FIF BIT CLIF0.4 ; CLU2 Falling Edge Interrupt Flag

CLIF0\_C2RIF BIT CLIF0.5 ; CLU2 Rising Edge Interrupt Flag

CLIF0\_C3FIF BIT CLIF0.6 ; CLU3 Falling Edge Interrupt Flag

CLIF0\_C3RIF BIT CLIF0.7 ; CLU3 Rising Edge Interrupt Flag

; DACGCF0 0x88 (DAC Global Configuration 0)

DACGCF0\_D1SRC0 BIT DACGCF0.0 ; DAC1 Data Source Bit 0

DACGCF0\_D1SRC1 BIT DACGCF0.1 ; DAC1 Data Source Bit 1

DACGCF0\_D1AMEN BIT DACGCF0.2 ; DAC1 Alternating Mode Enable

DACGCF0\_D01REFSL BIT DACGCF0.3 ; DAC0 and DAC1 Reference Voltage Select

DACGCF0\_D3SRC0 BIT DACGCF0.4 ; DAC3 Data Source Bit 0

DACGCF0\_D3SRC1 BIT DACGCF0.5 ; DAC3 Data Source Bit 1

DACGCF0\_D3AMEN BIT DACGCF0.6 ; DAC3 Alternating Mode Enable

DACGCF0\_D23REFSL BIT DACGCF0.7 ; DAC2 and DAC3 Reference Voltage Select

; DACGCF1 0x98 (DAC Global Configuration 1)

DACGCF1\_D0UDIS BIT DACGCF1.0 ; DAC0 Update Disable

DACGCF1\_D1UDIS BIT DACGCF1.1 ; DAC1 Update Disable

DACGCF1\_D2UDIS BIT DACGCF1.2 ; DAC2 Update Disable

DACGCF1\_D3UDIS BIT DACGCF1.3 ; DAC3 Update Disable

; IE 0xA8 (Interrupt Enable)

IE\_EX0 BIT IE.0 ; External Interrupt 0 Enable

IE\_ET0 BIT IE.1 ; Timer 0 Interrupt Enable

IE\_EX1 BIT IE.2 ; External Interrupt 1 Enable

IE\_ET1 BIT IE.3 ; Timer 1 Interrupt Enable

IE\_ES0 BIT IE.4 ; UART0 Interrupt Enable

IE\_ET2 BIT IE.5 ; Timer 2 Interrupt Enable

IE\_ESPI0 BIT IE.6 ; SPI0 Interrupt Enable

IE\_EA BIT IE.7 ; All Interrupts Enable

; IP 0xB8 (Interrupt Priority)

IP\_PX0 BIT IP.0 ; External Interrupt 0 Priority Control LSB

IP\_PT0 BIT IP.1 ; Timer 0 Interrupt Priority Control LSB

IP\_PX1 BIT IP.2 ; External Interrupt 1 Priority Control LSB

IP\_PT1 BIT IP.3 ; Timer 1 Interrupt Priority Control LSB

IP\_PS0 BIT IP.4 ; UART0 Interrupt Priority Control LSB

IP\_PT2 BIT IP.5 ; Timer 2 Interrupt Priority Control LSB

IP\_PSPI0 BIT IP.6 ; Serial Peripheral Interface (SPI0) Interrupt Priority Control LSB

; P0 0x80 (Port 0 Pin Latch)

P0\_B0 BIT P0.0 ; Port 0 Bit 0 Latch

P0\_B1 BIT P0.1 ; Port 0 Bit 1 Latch

P0\_B2 BIT P0.2 ; Port 0 Bit 2 Latch

P0\_B3 BIT P0.3 ; Port 0 Bit 3 Latch

P0\_B4 BIT P0.4 ; Port 0 Bit 4 Latch

P0\_B5 BIT P0.5 ; Port 0 Bit 5 Latch

P0\_B6 BIT P0.6 ; Port 0 Bit 6 Latch

P0\_B7 BIT P0.7 ; Port 0 Bit 7 Latch

; P1 0x90 (Port 1 Pin Latch)

P1\_B0 BIT P1.0 ; Port 1 Bit 0 Latch

P1\_B1 BIT P1.1 ; Port 1 Bit 1 Latch

P1\_B2 BIT P1.2 ; Port 1 Bit 2 Latch

P1\_B3 BIT P1.3 ; Port 1 Bit 3 Latch

P1\_B4 BIT P1.4 ; Port 1 Bit 4 Latch

P1\_B5 BIT P1.5 ; Port 1 Bit 5 Latch

P1\_B6 BIT P1.6 ; Port 1 Bit 6 Latch

P1\_B7 BIT P1.7 ; Port 1 Bit 7 Latch

; P2 0xA0 (Port 2 Pin Latch)

P2\_B0 BIT P2.0 ; Port 2 Bit 0 Latch

P2\_B1 BIT P2.1 ; Port 2 Bit 1 Latch

P2\_B2 BIT P2.2 ; Port 2 Bit 2 Latch

P2\_B3 BIT P2.3 ; Port 2 Bit 3 Latch

P2\_B4 BIT P2.4 ; Port 2 Bit 4 Latch

P2\_B5 BIT P2.5 ; Port 2 Bit 5 Latch

P2\_B6 BIT P2.6 ; Port 2 Bit 6 Latch

; P3 0xB0 (Port 3 Pin Latch)

P3\_B0 BIT P3.0 ; Port 3 Bit 0 Latch

P3\_B1 BIT P3.1 ; Port 3 Bit 1 Latch

P3\_B2 BIT P3.2 ; Port 3 Bit 2 Latch

P3\_B3 BIT P3.3 ; Port 3 Bit 3 Latch

P3\_B4 BIT P3.4 ; Port 3 Bit 4 Latch

P3\_B7 BIT P3.7 ; Port 3 Bit 7 Latch

; PCA0CN0 0xD8 (PCA Control)

PCA0CN0\_CCF0 BIT PCA0CN0.0 ; PCA Module 0 Capture/Compare Flag

PCA0CN0\_CCF1 BIT PCA0CN0.1 ; PCA Module 1 Capture/Compare Flag

PCA0CN0\_CCF2 BIT PCA0CN0.2 ; PCA Module 2 Capture/Compare Flag

PCA0CN0\_CCF3 BIT PCA0CN0.3 ; PCA Module 3 Capture/Compare Flag

PCA0CN0\_CCF4 BIT PCA0CN0.4 ; PCA Module 4 Capture/Compare Flag

PCA0CN0\_CCF5 BIT PCA0CN0.5 ; PCA Module 5 Capture/Compare Flag

PCA0CN0\_CR BIT PCA0CN0.6 ; PCA Counter/Timer Run Control

PCA0CN0\_CF BIT PCA0CN0.7 ; PCA Counter/Timer Overflow Flag

; PSW 0xD0 (Program Status Word)

PSW\_PARITY BIT PSW.0 ; Parity Flag

PSW\_F1 BIT PSW.1 ; User Flag 1

PSW\_OV BIT PSW.2 ; Overflow Flag

PSW\_RS0 BIT PSW.3 ; Register Bank Select Bit 0

PSW\_RS1 BIT PSW.4 ; Register Bank Select Bit 1

PSW\_F0 BIT PSW.5 ; User Flag 0

PSW\_AC BIT PSW.6 ; Auxiliary Carry Flag

PSW\_CY BIT PSW.7 ; Carry Flag

; SCON0 0x98 (UART0 Serial Port Control)

SCON0\_RI BIT SCON0.0 ; Receive Interrupt Flag

SCON0\_TI BIT SCON0.1 ; Transmit Interrupt Flag

SCON0\_RB8 BIT SCON0.2 ; Ninth Receive Bit

SCON0\_TB8 BIT SCON0.3 ; Ninth Transmission Bit

SCON0\_REN BIT SCON0.4 ; Receive Enable

SCON0\_MCE BIT SCON0.5 ; Multiprocessor Communication Enable

SCON0\_SMODE BIT SCON0.7 ; Serial Port 0 Operation Mode

; SCON1 0xC8 (UART1 Serial Port Control)

SCON1\_RI BIT SCON1.0 ; Receive Interrupt Flag

SCON1\_TI BIT SCON1.1 ; Transmit Interrupt Flag

SCON1\_RBX BIT SCON1.2 ; Extra Receive Bit

SCON1\_TBX BIT SCON1.3 ; Extra Transmission Bit

SCON1\_REN BIT SCON1.4 ; Receive Enable

SCON1\_PERR BIT SCON1.6 ; Parity Error Flag

SCON1\_OVR BIT SCON1.7 ; Receive FIFO Overrun Flag

; SMB0CN0 0xC0 (SMBus 0 Control)

SMB0CN0\_SI BIT SMB0CN0.0 ; SMBus Interrupt Flag

SMB0CN0\_ACK BIT SMB0CN0.1 ; SMBus Acknowledge

SMB0CN0\_ARBLOST BIT SMB0CN0.2 ; SMBus Arbitration Lost Indicator

SMB0CN0\_ACKRQ BIT SMB0CN0.3 ; SMBus Acknowledge Request

SMB0CN0\_STO BIT SMB0CN0.4 ; SMBus Stop Flag

SMB0CN0\_STA BIT SMB0CN0.5 ; SMBus Start Flag

SMB0CN0\_TXMODE BIT SMB0CN0.6 ; SMBus Transmit Mode Indicator

SMB0CN0\_MASTER BIT SMB0CN0.7 ; SMBus Master/Slave Indicator

; SPI0CN0 0xF8 (SPI0 Control)

SPI0CN0\_SPIEN BIT SPI0CN0.0 ; SPI0 Enable

SPI0CN0\_TXNF BIT SPI0CN0.1 ; TX FIFO Not Full

SPI0CN0\_NSSMD0 BIT SPI0CN0.2 ; Slave Select Mode Bit 0

SPI0CN0\_NSSMD1 BIT SPI0CN0.3 ; Slave Select Mode Bit 1

SPI0CN0\_RXOVRN BIT SPI0CN0.4 ; Receive Overrun Flag

SPI0CN0\_MODF BIT SPI0CN0.5 ; Mode Fault Flag

SPI0CN0\_WCOL BIT SPI0CN0.6 ; Write Collision Flag

SPI0CN0\_SPIF BIT SPI0CN0.7 ; SPI0 Interrupt Flag

; TCON 0x88 (Timer 0/1 Control)

TCON\_IT0 BIT TCON.0 ; Interrupt 0 Type Select

TCON\_IE0 BIT TCON.1 ; External Interrupt 0

TCON\_IT1 BIT TCON.2 ; Interrupt 1 Type Select

TCON\_IE1 BIT TCON.3 ; External Interrupt 1

TCON\_TR0 BIT TCON.4 ; Timer 0 Run Control

TCON\_TF0 BIT TCON.5 ; Timer 0 Overflow Flag

TCON\_TR1 BIT TCON.6 ; Timer 1 Run Control

TCON\_TF1 BIT TCON.7 ; Timer 1 Overflow Flag

; TMR2CN0 0xC8 (Timer 2 Control 0)

TMR2CN0\_T2XCLK0 BIT TMR2CN0.0 ; Timer 2 External Clock Select Bit 0

TMR2CN0\_T2XCLK1 BIT TMR2CN0.1 ; Timer 2 External Clock Select Bit 1

TMR2CN0\_TR2 BIT TMR2CN0.2 ; Timer 2 Run Control

TMR2CN0\_T2SPLIT BIT TMR2CN0.3 ; Timer 2 Split Mode Enable

TMR2CN0\_TF2CEN BIT TMR2CN0.4 ; Timer 2 Capture Enable

TMR2CN0\_TF2LEN BIT TMR2CN0.5 ; Timer 2 Low Byte Interrupt Enable

TMR2CN0\_TF2L BIT TMR2CN0.6 ; Timer 2 Low Byte Overflow Flag

TMR2CN0\_TF2H BIT TMR2CN0.7 ; Timer 2 High Byte Overflow Flag

; TMR4CN0 0x98 (Timer 4 Control 0)

TMR4CN0\_T4XCLK0 BIT TMR4CN0.0 ; Timer 4 External Clock Select Bit 0

TMR4CN0\_T4XCLK1 BIT TMR4CN0.1 ; Timer 4 External Clock Select Bit 1

TMR4CN0\_TR4 BIT TMR4CN0.2 ; Timer 4 Run Control

TMR4CN0\_T4SPLIT BIT TMR4CN0.3 ; Timer 4 Split Mode Enable

TMR4CN0\_TF4CEN BIT TMR4CN0.4 ; Timer 4 Capture Enable

TMR4CN0\_TF4LEN BIT TMR4CN0.5 ; Timer 4 Low Byte Interrupt Enable

TMR4CN0\_TF4L BIT TMR4CN0.6 ; Timer 4 Low Byte Overflow Flag

TMR4CN0\_TF4H BIT TMR4CN0.7 ; Timer 4 High Byte Overflow Flag

; TMR5CN0 0xC0 (Timer 5 Control 0)

TMR5CN0\_T5XCLK0 BIT TMR5CN0.0 ; Timer 5 External Clock Select Bit 0

TMR5CN0\_T5XCLK1 BIT TMR5CN0.1 ; Timer 5 External Clock Select Bit 1

TMR5CN0\_TR5 BIT TMR5CN0.2 ; Timer 5 Run Control

TMR5CN0\_T5SPLIT BIT TMR5CN0.3 ; Timer 5 Split Mode Enable

TMR5CN0\_TF5CEN BIT TMR5CN0.4 ; Timer 5 Capture Enable

TMR5CN0\_TF5LEN BIT TMR5CN0.5 ; Timer 5 Low Byte Interrupt Enable

TMR5CN0\_TF5L BIT TMR5CN0.6 ; Timer 5 Low Byte Overflow Flag

TMR5CN0\_TF5H BIT TMR5CN0.7 ; Timer 5 High Byte Overflow Flag

; UART1FCN1 0xD8 (UART1 FIFO Control 1)

UART1FCN1\_RIE BIT UART1FCN1.0 ; Receive Interrupt Enable

UART1FCN1\_RXTO0 BIT UART1FCN1.1 ; Receive Timeout Bit 0

UART1FCN1\_RXTO1 BIT UART1FCN1.2 ; Receive Timeout Bit 1

UART1FCN1\_RFRQ BIT UART1FCN1.3 ; Receive FIFO Request

UART1FCN1\_TIE BIT UART1FCN1.4 ; Transmit Interrupt Enable

UART1FCN1\_TXHOLD BIT UART1FCN1.5 ; Transmit Hold

UART1FCN1\_TXNF BIT UART1FCN1.6 ; TX FIFO Not Full

UART1FCN1\_TFRQ BIT UART1FCN1.7 ; Transmit FIFO Request

;------------------------------------------------------------------------------

; Interrupt Definitions

;------------------------------------------------------------------------------

INT0\_IRQn EQU 0 ; External Interrupt 0

TIMER0\_IRQn EQU 1 ; Timer 0 Overflow

INT1\_IRQn EQU 2 ; External Interrupt 1

TIMER1\_IRQn EQU 3 ; Timer 1 Overflow

UART0\_IRQn EQU 4 ; UART0

TIMER2\_IRQn EQU 5 ; Timer 2 Overflow / Capture

SPI0\_IRQn EQU 6 ; SPI0

SMBUS0\_IRQn EQU 7 ; SMBus 0

PMATCH\_IRQn EQU 8 ; Port Match

ADC0WC\_IRQn EQU 9 ; ADC0 Window Compare

ADC0EOC\_IRQn EQU 10 ; ADC0 End of Conversion

PCA0\_IRQn EQU 11 ; PCA0

CMP0\_IRQn EQU 12 ; Comparator 0

CMP1\_IRQn EQU 13 ; Comparator 1

TIMER3\_IRQn EQU 14 ; Timer 3 Overflow / Capture

UART1\_IRQn EQU 15 ; UART1

I2C0\_IRQn EQU 16 ; I2C0 Slave

TIMER4\_IRQn EQU 17 ; Timer 4 Overflow / Capture

TIMER5\_IRQn EQU 18 ; Timer 5 Overflow / Capture

CL0\_IRQn EQU 19 ; Configurable Logic

;------------------------------------------------------------------------------

; SFR Page Definitions

;------------------------------------------------------------------------------

LEGACY\_PAGE EQU 000H ; Legacy SFR Page

PG2\_PAGE EQU 010H ; Page2

PG3\_PAGE EQU 020H ; Page3

PG4\_PAGE EQU 030H ; Page4